The most common assumption for chip-level 
Introduction
As technology scales and chip operating frequencies increase, on-chip inductance has emerged as an important factor that needs to be modeled and extracted accurately in order to perform correct timing and noise analysis.
In chip environment, where the return paths are unknown, partial element equivalent circuit(PEEC) models are often used to accurately simulate inductance effects [1] . In this approach, partial inductance value is assigned to each wire segment and circuit simulation determines the return path. PEEC modeling results in dense inductance matrix and even with the fast matrix solution methods [7] , it is still computation and memory intensive to be used in chip-level.
Although PEEC modeling can be an accurate method to model inductance at post layout verification stage, designers prefer to estimate the impact of inductance on the design before doing the circuit simulation of the whole chip. Since inductance is a physical property of a current loop, inductance extraction method based on a priori knowledge of the current return path is called loop inductance. Loop inductance based methods have been used in analytical inductance model proposed in [2] , table-based inductance modeling in [3] , and frequency dependent inductance and resistance extraction in [4] .
At low frequencies, return current seeks the minimum resistance path. If there are multiple co-planar return paths that are connected through orthogonal wires, return currents can be widely spread to these multiple power or ground wires. At high frequencies, current return path is to minimize loop inductance. In this case, we can assume that all the current returns through closest power or ground to minimize the loop size. Inductance is maximum at low frequency and gradually decreases as frequency increases. In the extraction, the difficulty comes from identifying the actual current return paths that define the current loop. The most common assumption, regardless of the frequency of interest, is to restrict the current return paths to the closest power or ground lines [2] , [3] , [5] , [6] . This assumption is widely accepted because it localizes the extraction window and simplifies the inductance extraction at the design stage.
This paper shows that the closest return path assumption is not necessarily valid for technologies below 0.1µm. Analytical formulae that can predict the worst case inductance are proposed and suggestions on dealing with the errors that come from the closest return path assumption in future CAD tools are made.
Accuracy of Coplanar Two-line Return Path Model
In order to test the accuracy of the closest current return path assumption, a signal line is sandwiched between two ground return paths as in Figure 1 . This configuration is referred to as the Coplanar Two-line Return (CTR) model.
The number of possible return paths is then increased, as shown in Figure 2 . Simulations were performed with FastHenry, a multipole-accelerated 3D inductance solver [7] . The line geometries for simulation were chosen based on the projections for 0.1µm technology. Figure 3 shows the frequency response of the loop inductance with different numbers of current return paths. In this figure, the low frequency inductance value holds up to around 1 GHz before it starts to decay and it doesn't settle to that of CTR model until 40GHz. Thus, for frequencies in several gigahertz range, the CTR model significantly underestimates the inductance. In Table 1 , the underestimation of inductance is summarized for different number of return paths. It shows that for frequencies up to 1GHz and in the presence of 32 return paths, the actual inductance is more than double that of the CTR model and even at 5GHz the inductance is still 55% more than that of the CTR model. In some cases, such as a signal line near the edge of a chip, the current return paths are only on one side of the signal line as in Figure 4 . Inductance underestimation for this configuration, again compared with the closest return path model, is summarized in Table 2 . The underestimation of inductance can generate intolerable errors in delay modeling and lead to erroneous designs.
Analytical Formulae
Simulations from the previous section show that inductance modeling based on CTR model can produce significant underestimation of inductance. The following analytical equations are proposed to help estimate the error introduced by limiting the number of possible return paths. For this purpose, two analytical formulae are derived for the worst case loop inductance of a signal line with multi- ple return paths. Equation 1 is for the signal line with return paths on both sides as in Figure 2 . Equation 2 is for the signal line with multiple return paths only on one side as in Figure 2 .
.02 log (N+1.7)−0.5
where
N is the number of adjacent power-ground lines, d is the center to center distance between conductors, w and H Figure 6 show that the analytical expressions in Equations 1 and 2 accurately match the actual inductance simulated for different dimensions. The derivation of the analytical formulae is based on partial self and mutual inductance values. Current density within each wire is assumed to be uniform. All the mutual couplings between the wire segments are taken into account. Equivalent loop inductance is found from energy conservation [4] . Closed-form analytical formula is derived based on first order trapezoidal approximation of sequence, and further simplified by solving non-linear least square problem directly using Nelder-Mead simplex optimizer [8] .
Parameter g is a function of d , w and H. If d l, so that we can neglect the second term, only the first term in Equation 1 and 2 has the geometry dependence. As N , the number of return paths, increases, the first term linearly decreases and the third term logarithmically increases. If g is small, in other words, spacing between the wires are comparable to wire width, the CTR model generates significant error as shown in Figure 7 . Also note that as g increases, the CTR model generates smaller error in predicting the loop inductance. For signal or clock lines, spacing between the w=0.5um d=2.0um w=1.0um d=4.0um w=1.5um d=6.0um lines are comparable to the wire widths, which results in small g. Thus, extracting the self loop inductance by restricting the return path to closest power or ground can lead to a significantly optimistic value. The proposed equations can predict the worst case inductance errors that occur by restricting the current return paths to the closest power or ground lines.
Prediction for Future Technologies and Conclusions
For future technologies, it is important to note that the inductance underestimation using the closest return path assumption model will further worsen due to the scaling of wire pitches, as in Figure 8 . As a result, determining the number of return paths that must be included in the inductance extraction is inevitable for future CAD tools. Analytical formulae suggested in this paper can predict how the inductance varies with technology, geometry and layout. Future CAD tools will need to be able to determine the number of return paths that must be considered, so that acceptable accuracy is guaranteed without consuming too much computation time. w=0.5um d=1.0um
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